Tensor networks represent the state-of-the-art in computational methods across many disciplines, including the classical simulation of quantum many-body systems and quantum circuits. Several applications of current interest give rise to tensor networks with irregular geometries. Finding the best possible contraction path for such networks is a central problem, with an exponential effect on computation time and memory footprint. In this work, we implement new randomized protocols that find very high quality contraction paths for arbitrary and large tensor networks. We test our methods on a variety of benchmarks, including the random quantum circuit instances recently implemented on Google quantum chips. We find that the paths obtained can be very close to optimal, and often many orders or magnitude better than the most established approaches. As different underlying geometries suit different methods, we also introduce a hyper-optimization approach, where both the method applied and its algorithmic parameters are tuned during the path finding. The increase in quality of contraction schemes found has significant practical implications for the simulation of quantum many-body systems and particularly for the benchmarking of new quantum chips.
I. INTRODUCTION
Since the advent of the density-matrix renormalization group algorithm, invented to study one-dimensional lattice systems of quantum degrees of freedom, tensor networks have permeated a plethora of scientific disciplines, finding use in fields such as quantum condensed matter [1] [2] [3] [4] , classical statistical mechanics [5] [6] [7] , information science and big-data processing [8, 9] , systems engineering [10] , quantum computation [11] , machine learning and artificial reasoning [12] [13] [14] and more. The underlying idea of tensor network methods is to use sparse networks of interconnected low-rank tensors to represent data structures that would otherwise be expressed in (very) high-rank tensor form, which is hard to manipulate. Due to this ubiquity, techniques to perform (multi)linear algebraic operations on tensor networks accurately and efficiently are very useful to a highly interdisciplinary community of researchers and engineers. Of these operations, tensor network contraction, i.e., the evaluation of a scalar quantity that has been expressed as a tensor network, is the most common.
When a system under consideration gives rise to a tensor networks with a regular structure, such as lattices, the renormalization group apparatus is often employed to perform tensor network contractions with controllable accuracy. This approach has been successful in tackling a variety of classical and quantum many-body problems [5] [6] [7] [15] [16] [17] [18] [19] [20] . Efficient tensor network contraction is also possible in special cases in which network topology (e.g., trees), values of tensor entries, or both are restricted [21] [22] [23] [24] [25] [26] . Despite these results, contracting tensor networks with arbitrary structure remains (at least) #P-hard in the general case [27, 28] . This is true, in particular, for tensor networks that model arbitrary quantum circuits, a fact that has recently inspired proposals for quantum algorithms running on these circuits that aim towards a practically demonstrable quantum computational advantage over classical computers [11, [29] [30] [31] [32] [33] [34] [35] [36] [37] [38] [39] . The precise threshold for observing such a quantum advantage is nonuniversal and ultimately depends on the efficiency of the classical simula-FIG. 1. Sample tensor networks: (a) simplified network for a rectangular 7x7 qubit 1 + 40 + 1 depth random quantum circuit with 742 rank-3 tensors; (b) a random 5-regular network with 100 tensors, arising in, e.g., SAT problems; and (c) random planar network with 184 tensors, arising in, e.g., the statistical-mechanical evaluation of knot invariants. tion for each particular combination of quantum algorithm and circuit architecture. This motivates the development of highperformance simulation techniques for these quantum systems, predominantly based on finding good contraction paths for tensor networks, that runs in parallel to the race for the development of higher qubit count and quality devices [40] [41] [42] .
Inspired by the classical simulation of quantum circuits, here we introduce a framework for exact contraction of large tensor networks with arbitrary structure (see examples in Fig. 1 ). By employing this framework, we are able to find very high-quality contraction paths, achieving speedups that scale exponentially with the number of tensors in the network compared to established approaches, for a variety of benchmarks. The methods we test include recently introduced con-traction algorithms based on graph partitioning and community structure detection [43] , previously theorized [11] and recently implemented [44] algorithms based on the tree decomposition of graphs, as well as new heuristics that we introduce in this work. Furthermore, observing that different graph structures favor different algorithms, we implement a hyper-optimization approach, where both the method applied and its parameters are varied throughout the contraction path search, leading to automatically customized contraction algorithms that often achieve near-optimal performance. Our findings can lead to significant performance gains across the spectrum of tensor network applications.
The remainder of this paper is organized as follows. In Sec. II we formalize the problem of finding the optimal contraction path for arbitrary tensor networks. In Sec. III we introduce and explain the various algorithms employed in our heuristics. In Sec. IV we test our methods on a variety of benchmarks, including the random quantum circuit instances recently implemented on Google Bristlecone and Sycamore quantum chips. We conclude in Sec. V.
II. PROBLEM STATEMENT
We denote an edge-weighted graph by G = (V, E), where V is the vertex set and the set of 2-tuples of vertex indices E ⊂ {(u, v) : u, v ∈ V } is the edge set, along with a weight function w : E → R + that assigns a positive real number to each edge. For each vertex v, define the incidence set s v = {e : e ∈ E and v ∈ e}, which is the set of edges incident to vertex v, such that |s v | = d v , the degree of vertex v.
To define a tensor network, we augment G with (i) a discrete variable x e for each edge e ∈ E, whose set of possible values (or Hilbert space) is given by D(e) with |D(e)| = w(e), (ii) an ordered tuple t v : N dv → s v for each vertex v ∈ V , and (iii) a multivariate function or tensor T v :
That w is defined to be a real-valued function even though D(e) ∈ Z + ∀ e ∈ E is simply a choice that allows for extra flexibility in the design of contraction algorithms, see, e.g., the Boltzmann greedy algorithm below.
With these definitions, a tensor network contraction can be represented as a sequence of vertex contractions in graph G. Each vertex contraction removes common edges between pairs of tensors, if any, and represents a product operation on the corresponding tensors, in which one takes the inner product over common indices or an outer product if there are no common indices. For simplicity, in what follows we consider only pairwise contractions, which are common practice. Multiway contractions are also possible, but they can always be decomposed to sequences of pairwise contractions. For some applications, only a subset of V must be contracted, while in others all vertices in V are contracted into a single vertex. Here we will focus on the latter case, as it underlies the former. We will assume that G has no loops initially and that multiple edges are always contracted simultaneously, so that no loops occur throughout the contraction. Each edge in a tree has an associated tensor and subgraph. The size of the tensor is exponential in the number of indices (denoted by unique colors) running along that edge -the edge congestion. Each vertex in a tree represents a pairwise contraction of two tensors, as well as a bi-partitioning of the parent edge's subgraph (the dashed grey line shows one example of this). The cost of that pairwise contraction is exponential in the number of indices passing through that vertexthe vertex congestion. Assuming each index is the same size, the tree (c) thus has both a higher maximum contraction width (in bold) and total contraction cost than tree (b).
To represent the sequence of vertex contractions, we define a rooted binary tree B = (V B , E B ), with the first |V | vertex indices denoting leaves, using two tuples l and r such that l(v) and r(v) are the indices of the 'left' and 'right' children of vertex v ∈ V B , respectively, if any. This defines a tree embedding of G [45] . Finally, we assign an incidence set s v to each v ∈ V B , starting with leaves, according to
For a given tensor network contraction tree, one can quantify the space and time cost of contracting the network. First, the total space required for the contraction of a network is given, up to an O(|V |) prefactor, by 2 W , for contraction width
where ec max is the maximum edge congestion for this tree embedding of G [46] . In our notation,
A space-optimal contraction tree for G is then defined by
where B |V | is the set of all rooted binary trees with |V | leaves. For systems of boolean variables or qubits, w = 2 and ec max (B, S) = max v∈V B |s v |. The contraction width is then equal to the maximum vertex degree in the minors of G obtained throughout the contraction path represented by B [43] , as illustrated in the example of Fig. 2 . The same logic extends to any constant w. Similarly, the time complexity of the contraction is captured by the contraction cost
where vc is the vertex congestion [46] vc
Again using the case of qubits as an example, the number of operations required to obtain the tensor corresponding to a non-leaf vertex v by contracting its children is proportional to 2 |s l(v) ∪s r(v) | . More precisely, assuming every contraction is an inner product, for real (complex) tensors, the associated FLOP count will be a factor of two (eight) times more than C: one (six) FLOP(s) for the multiplication and one (two) FLOP(s) for the addition. A time-optimal contraction tree for G is then
B time (G) and B space (G) are not necessarily the same and hence a strategy that aims to find one is not guaranteed to also find or approximate the other.
III. TENSOR NETWORK CONTRACTION ALGORITHMS
We have shown that the optimization of the contraction path for a given tensor network corresponds to minimization of a vertex or edge congestion measure over the possible tree embeddings of the network. Instead of performing this minimization, here we will use methods that optimize contraction paths based on quantities that are proxies to these congestion measures, as explained below. Our heuristics are based on established algorithms for a variety of common graph theoretic tasks, such as balanced bipartitioning or community detection, some of which, unlike tree embedding, have seen decades of development and improvement. This affords great benefits in performance to our methods.
A. Optimal Contraction Trees
One method for finding contraction trees is to exhaustively search through all of them and return whichever minimizes the desired target W or C. Since outer products are rarely ever beneficial, an efficient but virtually optimal way to perform this search is to adopt a dynamic programming approach that builds the tree considering connected subgraphs only [47] . We refer to this optimizer as Optimal and for our results use the version implemented in opt einsum [48] .
B. Line-Graph Tree Decompositions -QuickBB & FlowCutter
The most common approach to contracting arbitrary tensor networks in recent years, motivated by the results of Markov and Shi [11] , has been to find a tree decomposition of the line graph of G. From this tree decomposition, an edge elimination ordering can be constructed such that the complexity of the corresponding contraction is upper bounded by the treewidth of the line-graph minus one. Practically speaking, we turn an edge ordering, (e 1 , e 2 , e 3 , . . .) into a contraction tree as follows. First, find the subgraph of G induced by the next edge in the ordering, e i . Update G by contracting all of the tensors in this subgraph to form a single vertex (if there are more than 2 tensors use an exhaustive or greedy approach to find a contraction sequence for this small subgraph only). Repeat until all edges in the ordering have been processed.
In the tensor network literature the most commonly used tree decomposition finder is QuickBB [49] , which implements a depth-first 'branch and bound' search. Broadly speaking this approach emphasizes performance for graphs with modest numbers of edges, where indeed QuickBB has been shown to work well [42] . More recently, the FlowCutter tree decomposition finder [50, 51] , has been applied to tensor networks [44] . FlowCutter takes more of a 'top-down' approach which emphasizes performance on graphs with large numbers of edges. Both function as 'any-time' algorithms, able to yield the best found solution after setting an arbitrary time. On the other hand, neither of these optimizers take edge weights into account, which may be a significant disadvantage in the many-body setting, where, unlike in quantum circuits, bond dimensions can vary significantly.
C. Community detection via edge betweenness -GN
One of the methods for the contraction of tensor networks with arbitrary structure introduced in Ref. [43] is based on detecting communities in the network. Qualitatively, a community is a subset of the vertices in a network that is densely connected internally and sparsely connected with its complement. Detecting communities in networks is a central problem in the study of complex networks [52, 53] .
The intuition behind using the community structure to contract an arbitrary tensor network is that it is advantageous to contract all the edges between vertices that belong to a community first. That is because the vertex that results from the contraction of all edges within a community, which we call a community vertex, is sparsely connected with the rest of the network. Thus, when a community structure exists and is de-tected in the network, the adherence of contractions to this community structure is expected to lead to community vertices with a maximum degree that is lower than that of the same number of vertices reached by an arbitrary sequence of contractions of the original network. This approach hence effectively minimizes the contraction cost, i.e., yields a contraction sequence that approximates the one defined by the spaceoptimal contraction tree.
A popular community structure detection algorithm is the one of Girvan and Newman [54] . It operates by evaluating a quantity called edge betweenness centrality, defined as
where σ st is the total number of shortest paths between vertices s and t, and σ st (e) is the number of those paths that pass through edge e ∈ E. The algorithm starts with an empty edge list and repeats two steps:
1. remove e = argmax e∈E g(e) from E and add it to the list,
until exhausting E. Multiple edges can be processed simultaneously, since they have the same g. The resulting list of edges, sometimes called a dendrogram, defines the detected community structure: if one sequentially removes the list entries from E until G becomes disconnected, then the resulting connected components are the communities of G. The algorithm then proceeds by splitting each connected component into smaller communities, and the process repeats all the way down to the individual vertex level. The output of the Girvan-Newman method is also a contraction path: one simply has to traverse the edge list in reverse, each entry defining a contraction of the endpoints of the corresponding edge. One can incorporate edge weights (and thus bond dimensions) into Eq. (8), possibly randomized with some strength τ , to generate varied paths. We call the optimizer based on repeated sampling of these paths GN.
D. Agglomerative contraction trees -BGreedy
One simple way to construct a contraction tree is greedily from the bottom up. Here, one ignores any overall structure of the graph G and instead heuristically scores each possible pairwise contraction. Based on these scores, a pair of tensors can be chosen and contracted into a new vertex and the list of scores then updated with any new possible contractions. Whilst we know the exact cost and output size of each pairwise contraction, we do not know the effect it might have on the cost and size of later contractions, meaning we must instead carefully choose the heuristic score function.
Given two tensors T i and T j whose contraction yields T k , one reasonable choice for the heuristic cost function is
with α a tunable constant. If we take α = 1 then this cost is directly proportional to the change in memory should we perform the contraction. Whereas instead taking α = 0 essentially just prioritizes the rank of the new tensor. Since we will want to sample many greedy paths we also introduce a 'Boltzmann factor' weighting of the costs such that the probability of selecting a pairwise contraction is
with τ an effective temperature governing how 'adventurous' the path finding should be. Repeatedly generating contraction trees using this combination of cost and weighting, whilst potentially tuning both α and τ , leads to the BGreedy optimizer. BGreedy generally outperforms other greedy approaches and is quick to run, making it a simple but useful reference algorithm.
E. Divisive contraction trees -KaHyPar
The greedy or agglomerative approach is a natural way to think about building contraction trees from the bottom up. However, as introduced in [43] we can also try and build contraction trees from the top down in a divisive manner. The key here is that each node in a contraction tree represents not only an effective tensor but a subgraph of the initial graph describing the full tensor network. As we ascend a contraction tree, merging two nodes corresponds to a pairwise contraction of the two effective tensors. In reverse, as we descend a contraction tree, splitting a node corresponds to a bipartitioning of subgraph associated with that node.
Practically we start with the list of 'childless' vertices -initially just the root of the tree corresponding to the full graph, {V G }. We take the next childless vertex, V , and partition it into V = V 1 ∪ V 2 . If |V 1 | > 1 we append it to the list of childless vertices and similarly if |V 2 | > 1. This process can be repeated until the full contraction tree is generated. Such a divisive approach is very similar to the community detection scheme introduced earlier, however, whilst the Girvan-Newman algorithm naturally yields the entire contraction tree, here we create single contractions one at a time. This allows one to combine partitioning with other optimizers. For example, we can instead partition a vertex V into k partitions, V 1 , V 2 , . . . , V k and then use the Optimal or BGreedy optimizer to 'fill in' the contraction tree -essentially find the contraction path for a tensor network composed just of the tensors corresponding to each of these new subgraphs. Similarly, if the size of V drops below some threshold, we can again use either Optimal or BGreedy to find the remaining part of the contraction tree corresponding just to the leaf tensors in V .
The cost of an individual contraction -a vertex bipartitioning -is given by the product of the dimensions of the involved indices. These include any outer indices of the subgraph, plus any indices that cross the newly created partition. Since the outer indices are independent of the partition, minimizing the number of indices cut by a partition also minimizes the cost of the corresponding contraction. This is still essentially a greedy approach -it only considers the cost of a single contraction and strictly minimizing this cost (corresponding to choosing a min-cut) could likely create more expensive contractions down the line. However, one way to heuristically adjust this is to control how balanced to make the partitions, in other words, how much to match the size of each partition. Specifically, we can define the imbalance parameter, , such that |V i | ≤ (1+ )|V |/k for i = 1 . . . k, where k is the number of partitions. If is close to zero, then the partitions are forced to be very similar in size, whilst if is close to k the partitions are allowed to be of any size.
Taking into account the internal structure of the tensors in a problem allows for further flexibility in the recursive bipartition process, which in turn can lead to significant performance gains. As an example, consider the case of a COPY tensor, whose entries are 1 only when all indices are equal and 0 otherwise. These tensors appear, for example, when modeling circuits of controlled gates (see, e.g., Sec. IV C 1) or satisfiability formulas [26, 43] . Each COPY tensor in a network can be replaced by any connected graph of COPY tensors without changing the result of the contraction [4] . By replacing all COPY tensors in the network with hyperedges, one can perform recursive hypergraph bipartitioning with more freedom in the search for short cuts compared to the original graph. To revert back to a 'traditional' tensor network after partitioning, each hyperedge can be replaced by a low-rank COPY tensor subgraph that cuts each separator at most once, as illustrated in Fig. 3 . Another important use-case for hyperedges is to efficiently treat batch and output indices, though these are not benchmarked in this work.
We employ the partitioner KaHyPar [55, 56] to generate our contraction trees for a number of reasons. Aside from offering state-of-the-art performance, it also can handle hypergraphs (and thus arbitrary tensor expressions), allows key parameters such as the imbalance to be specified, and takes into account edge weights (and thus arbitrary bond dimensions). Repeatedly sampling contraction trees whilst tuning the parameters k, and the cut-off to stop partitioning leads us to the optimizer we call KaHyPar. Note that the line graph and greedy methods of Secs. III B and III D, respectively, also support hypergraphs natively.
F. Stochastic Bayesian Optimization
The Optimal contraction tree optimizer runs until completion whilst QuickBB and FlowCutter are natively anytime algorithms. For the remaining three optimizers -GN, BGreedy and KaHyPar -we use a combination of randomization and Bayesian optimization [57] to intelligently sample ever better contraction paths. This allows all three of them to run as parallel any-time algorithms.
For the GN and KaHyPar optimizers, randomization can be introduced as a noise of the edge weights of the initial graph G. For the BGreedy optimizer the Boltzmann sampling of greedy contractions yields another source of randomization. Due to the high sensitivity of the contraction width W and cost C to the contraction path, simply sampling many paths and keeping the best already offers significant improvements over single shot versions of these same algorithms. However we can further improve the performance if we allow the heuristic parameters of each optimizer to be tuned as the sampling continues. We use the baytune [58] library to perform this optimization, which uses Gaussian processes [59] to model the effect of the parameters on the target score -either W or C -and suggest new combinations which are likely to perform well.
IV. RESULTS
We benchmark our contractors on three classes of tensor networks with complex geometry -random regular graphs, random planar graphs, and random quantum circuits. In each set of results we set a time limit for each of the optimizers to run for, and then target either the contraction width, W , or contraction cost C. As a reminder, W is essentially the space requirement of the contraction (log 2 of the size of the largest intermediate tensor) whilst C is the time requirement (the total number of scalar operations). The Optimal algorithm is able to search for either the minimum W or C, whilst GN, BGreedy and KaHyPar can target either through the guided Bayesian optimization. Finally, there is no way to specifically bias QuickBB and FlowCutter towards either W or C so in each case the optimizer runs identically. If an optimizer can run in parallel, we allow it 4 cores to do so. An open source implementation of the optimizers, compatible with opt einsum [48] and quimb [60] , is available at [61] .
To give some context to the relative scale of W and C, a complex, single precision tensor of size 2 27 requires 1GB of memory, and a consumer grade GPU can usually achieve a few teraFLOPs in terms of performance, corresponding to C ∼ 10 15 over an hour. In the final results section we benchmark various contractions and indeed find this real-world performance. At the extreme end of the scale, the most powerful supercomputer in the world currently, Summit, has a few petabytes of memory, corresponding very roughly to W ∼ 47, though this is obviously distributed among nodes and utilizing it for a single contraction would need, among many other technical considerations, significant inter-node communication. Summit has also achieved sustained performance of a few hundred petaFLOPs [62] , which over an hour might correspond to C ∼ 10 20 , but is unlikely to do so if distributed contraction is required (i.e. for high W ).
A. Random Regular Graphs
We start by benchmarking tensor networks with geometries defined by random regular graphs, as studied in [43, 44] . For such a k-regular graph, every vertex is connected randomly to k others, with total number of vertices |V |. We treat each of the edges as tensor indices of size 2 and associate a rank-k tensor with each vertex. An example of such a network is shown in Fig. 1(b) . For each size |V |, degree k and target ∈ {W, C}, we generate 100 sample regular graphs uniformly [63] , and allow 5 minutes of search time per instance for each optimizer. The reference Optimal path finder we instead run for 24 hours and only show data points where all but one or two of the instances successfully terminated so as not to bias those points towards easy instances.
The results are shown in Figs. 4(a)-(f). First of all we note that for small sizes all optimizers return similar performance, indeed, close to Optimal. As |V | increases however the same ranking emerges in each combination of k and {W, C}: (from worst to best) QuickBB, BGreedy, FlowCutter, GN, then finally KaHyPar. We attribute the improvement of GN over previous studies [44] to the use of guided stochastic sampling. There are some interesting performance comparisons when it comes to targeting contraction width W or cost C. For example, while BGreedy beats QuickBB for width across the board, the results are much closer for contraction cost. On the other hand, the advantage of KaHyPar over GN and FlowCutter is much more pronounced when considering cost rather than width.
B. Random Planar Graphs
A contrasting class of geometries to consider is that of planar graphs, encountered for example in the study of physical systems defined on a 2D lattice or in evaluating knot invariants [64] . To investigate these in a generic fashion, we generate random planar graphs with |V | ∈ [20, 200] according to the scheme in [65] , an instance of which is shown in Fig. 1(c) . Whilst these are much more random than square lattices for example, we find nonetheless that the results are broadly representative. Similarly to the random regular graphs, for each vertex with k edges we associate a rank-k tensor with bond dimensions of size 2 and allow each optimizer 5 minutes per instance to explore contraction paths. In [44] it was shown that the optimal contraction path with respect to W for planar graphs can be found in polynomial time. In Fig. 5 (a) and (b) we plot the mean contraction width, W , and cost, C, as a function of the 'side length' of the graph, |V |. Alongside a sub-exponential scaling for all the optimizers we see a very different ranking of optimizer performance as compared to random regular graphs, with BGreedy performing best. For small sizes, again the performance of all optimizers is close to Optimal, and in fact the difference between methods remains relatively small throughout the size range.
C. Random Quantum Circuits
The final class of tensor networks we study is those corresponding to random quantum circuits executed on a range of quantum chip geometries. In particular, we look at sizes and depths previously explored in the context of so-called 'quantum supremacy' [37, 38, 66, 67] . Quantum circuits can be naturally cast as tensor networks and then simulated via contraction, as shown in [11] . In recent years, random quantum circuits have been used both as a test-bed for tensor network contraction schemes as well as setting the benchmark for demonstrating 'quantum supremacy' [41, [68] [69] [70] [71] [72] . Practically speaking, such simulations can also allow the fidelity of real quantum chips to be benchmarked and calibrated [38, 67, 71] .
The simplest quantity to compute here is the 'transition amplitude' of one computational basis state to another through a unitary describing the quantum circuit. Assuming we start with the N qubit all-zero bit-string |0 ⊗N , the transition amplitude for output bit-string x can be written:
where we have assumed some notion of circuit depth, d, such that each unitary U i contains a 'layer' of entangling gates, the exact composition of which depends on the specific circuit definition. The process for computing c x takes place in several steps; (a) construct the tensor network corresponding the circuit; (b) perform some purely structure dependent simplifications of the tensor network; (c) find the contraction path for this simplified network; and (d) actually perform the contraction using the found path. Steps (a) and (b) are very cheap, and moreover we can re-use the path found in step (c) to contract any tensor with matching structure but different tensor entries, such as varying x.
Gate Decompositions
We find that pre-processing the tensor networks before attempting to find contraction paths is an important step, particularly for optimizers such as QuickBB and BGreedy that scale badly with the number of edges and vertices. A tensor network for c x initially consists of: rank-1 tensors describing each of the input and output qubit states; rank-2 tensors describing single qubit gates; and rank-4 tensors describing two-qubit gates. The first processing step is deciding how to treat the two-qubit gates. A tensor describing such a gate can be written g oao b iai b , such that i a (i b ) is the input index and o a (o b ) the output index of qubit a (b). Whilst g oao b iai b is unitary with respect to i a i b → o a o b , a low rank decomposition can potentially be found by grouping the indices {i a , o a }, {i b , o b } or {i a , o b }, {i b , o a } and performing an SVD on the resulting matrix. In the first case this yields two rank-3 tensors:
where we have dropped any zero singular vectors and absorbed the remaining singular values into either of the left and right tensors l and r, each of which is now 'local' to either qubit a or b, connected by a bond of size χ. The second case yields the same but with an effective SWAP (which can be implemented purely as a relabelling of tensor indices) of the qubit states first:
The options for a gate are thus to: (a) perform no decomposition; (b) perform a spatial decomposition -Eq. (12); or (c) perform a swapped decomposition -Eq. (13) . By default we only perform a decomposition if the bond dimension, χ, yielded is less than 4; all controlled gates fall into this category for a spatial decomposition, whereas the ISWAP gate for instance has χ = 2 for the swapped decomposition. Another option is to discard small but non-zero singular values which will result in a drop in the fidelity of c x [67] -unless explicitly noted we do not perform this form 'compression'.
Tensor Network Simplifications
Next we describe a series of simplifications based simply on tensor network structure and sparsity of the tensors that we perform iteratively until no more operations are possible. The first of these is diagonal-reduction of tensor axes, as introduced for quantum circuits in [69] . For a k-dimensional
then we can replace t with a (k − 1)-dimensional tensor,t with elementst ...ix = t ...ixiy δ ix iy , where the δ copy can be implemented by re-indexing i y → i x everywhere else in the tensor network, thus resulting in i x becoming a hyperedge. This enables the use of the hypergraph machinery detailed in Sec. III E.
The second pre-processing step we perform is ranksimplification. Here we generate a greedy contraction path that targets rank reduction only (i.e. with respect to Eq. (9) and (10) sets α = τ = 0). We then perform any of the pairwise contractions such that the rank of the output tensor is not larger than the rank of either input tensor. If the tensor network has no hyperedges, this corresponds to absorbing all rank-1 and rank-2 tensors into neighbouring tensors, a process which cannot increase the cut-weight across any partition for example.
The third pre-processing step we perform is antidiagonalgauging. Here, again assuming we have a k-dimensional tensor t i1i2...i k , if for any pair of indices {i x , i y } of matching size d we find
then we can flip the order of either index i x or i y throughout the tensor network. This corresponds to gauging that index with a 'reflected' identity, for example if d = 2 the Pauli matrix X. This simplification does not help on its own but merely produces tensors which can then be diagonally reduced using the prior scheme. The final simplification we perform is column-reduction. Here, if for any k-dimensional tensor t i1i2...i k we find an index i x and 'column' c such that
then we can replace every tensor, t ...ix , featuring that index with the (k − 1)-dimensional tensort corresponding to the slice t ... [ix=c] , removing that index from the network entirely. We apply the above set of simplifications iteratively but deterministically until no method can find any operation to perform. The order they are applied in can produce very different networks -we find cycling through the order {diagonal-reduction, rank-simplification, antidiagonalgauging, column-reduction} produces good results. Indeed for quantum circuits generally the resulting tensor networks often have almost no sparsity among tensor entries. Note for methods such as GN which cannot handle hyperedges we skip the diagonal-reduction. Finally, if aiming to reuse a contraction path, one needs to maintain the sparsity structure from network to network, possibly excluding any variable tensors from the simplification steps that detect sparsity. For most circuits terminated with a layer of Hadamard gates, if one only changes the sampled bit-string x then even this is not usually necessary.
Random Quantum Circuit Geometries
We benchmark the contraction path optimizers against different random quantum circuits executing on three different quantum chip geometries: (i) a rectangular 7×7 lattice of 49 qubits; (ii) a 70 qubit 'Bristlecone' lattice; and (iii) a 53-qubit 'Sycamore' lattice.
For the first two we use the updated, harder versions of the random circuit definitions first suggested in [38] , which are available at [73]. We adopt the notation (1+d+1) for depth d to emphasize that the technically first and last layer of single qubit gates (which add no real complexity) are not counted. In both cases the entangling gate used is the controlled-Z which has a χ = 2 spatial decomposition.
For the Sycamore architecture, we use the same circuits that were defined and also actually executed in the recent work [67] . Here each two-qubit gate is a separately tuned 'fermionic simulation' gate which has no low-rank decomposition if treated exactly. On the other hand, if a swapped decomposition is performed, the two smallest singular values are quite small and on average discarding them leads to a fidelity drop of a fraction of a percentage point -for a single gate. If this approximation is used for every single entangling gate in the circuit, however, the error is compounded. For our main results, labelled 'Sycamore-53', we thus perform no gate decomposition and consider perfect fidelity transition amplitude calculations only. Results where the χ = 2 swapped decomposition has been used we label 'Sycamore-53*'. We also note that the definition of circuit 'cycles', m, used in [67] is about twice as hard as the rectangular and bristlecone circuit definition of depth, d, since per layer almost all qubits are acted on with an entangling gate rather than approximately half respectively.
In the following table we report the number of network vertices and edges for representative depths of each circuit geometry after simplifications. The first two columns, |V |, |E| are for the case where hyperedge introduction is avoided, the last two columns,|V |,|E|, are for the case where the full simplification scheme introduced above has been applied. We note that if the swap decomposition is not applied to the sycamore circuits then no diagonal-reductions can take place and the resulting simplified tensor network is the same in both cases.
2D Circuit Specific Optimizers -qFlex/PEPs
Before presenting results for contraction width and cost for these random circuits, we introduce one final form of contraction path optimizer that has been successfully applied to circuits acting on 2D lattices [71, 72] . Here one performs the spatial decomposition of the entangling gates, regardless of rank, such that every tensor is uniquely localized above a single qubit register. One can then contract every tensor in each of these spatial slices resulting in a planar tensor network representing c x with a single tensor per site. Although the two works, [71] and [72] , have significant differences in terms of details (and goals beyond the computation of a single perfect fidelity amplitude), the core object treated by each is ultimately this planar tensor network, which is small enough that we can report optimal contraction widths and costs for. We call this optimizer -which flattens the circuit tensor network into the plane before finding the optimal W or C from that point onwards -qFlex/PEPs. With regards to a swapped decomposition, in order to maintain the spatial locality of the tensors this method can only benefit in the first and last layer of gates [67] .
Results
In Fig. 6 (a)-(f) we report the mean contraction width, W , and cost, C, for each geometry and optimizer as a function of circuit depth, d, or cycles, m. For these large tensor networks we allow each optimizer one hour to search for a contraction path. While this is not an insignificant amount of time, we note that many optimizers converge to their best contraction paths much quicker, and moreover that contraction paths can be re-used if only changing tensor values from run to run. We show the variance in W and C across 10 instances, despite the fact the tensor network structure is the same, since all the optimizers aside from qFlex/PEPs are naturally stochastic.
We first note that across the board, the KaHyPar optimizer again performs best, with little variance from instance to instance. Performance of the remaining optimizers is more difficult to rank. The tensor network simplification scheme employed here results in significant improvement over previous results even when using QuickBB to perform the actual path optimization, particularly when |E| or |Ẽ| is moderate. As the tensor networks get larger QuickBB is consis-tently outperformed by the other line-graph based optimizer FlowCutter.
For the Rectangular-7x7 and Bristlecone-70 circuits, which both use a CZ entangling gate, the diagonal reduction of tensors greatly simplifies the tensor networks. The methods that make use of this, aside from BGreedy, perform best here, with similar values of C, though interestingly KaHyPar is able to target a lower contraction width. GN and qFlex/PEPs do not use the diagonal simplification and here show similar performance.
In the case of Sycamore-53 the entangling fSim [74] gates are close to but not exactly ISWAP gates. As a result there are no diagonal reductions to be made and the simplified tensor network has no hyper-edges. Whilst FlowCutter, GN and KaHyPar find similar contraction widths, KaHyPar achieves a much lower contraction cost. This is likely due to its ability to search imbalanced partition contraction trees such as 'Schrödinger style' (full wavefunction) evolution. Note that for the entangling gates an approximate swapped χ=2 decomposition can be made, resulting in a drop in fidelity based on how many of the m layers of gates this is applied to. The qFlex/PEPs method results in [67] make use of this in the first and last layer of gates for a drop in total fidelity of ∼5% that reduces W by ∼4 and C by ∼2 4 . We only show the exact results here so as to compare all methods on exactly the same footing. If the swapped decomposition is used for all layers (Sycamore-53*) then at m=20 the corresponding drop in total fidelity is likely to be at least ∼50%. For the best performing optimizers in Fig. 6(c) and (f) we find little gain in doing so. We also emphasize that for the highest values of m, the estimates for classical computation cost in [67] are not based on the qFlex [71] simulator and moreover involve the unbiased sampling of many bit-strings at low fidelity.
D. Practical Performance
In this final results section, we examine how the high quality contraction paths obtained so far transform into practical performance. Whilst the contraction cost estimates the time complexity of contracting a tensor network, this is irrelevant if the contraction width is too large to fit the computation into available memory. One method to bring down the space requirement of any contraction is slicing, also known as 'variable projection' [41] or 'bond cutting' [71] .
Slicing
A tensor network can always be thought of as |E| nested summations of the product of the entries of the |V | tensors. Such an expression is associative and a contraction tree is equivalent to a re-arrangement of the summations and the insertion of a sequence of |V | − 1 parentheses defining intermediate tensors to form. However, we can also choose to perform any subset of the summations last, moving them back to the exterior of the expression. We'll call the corresponding set of indices s sliced . For each fixed value of this exterior sum, the remaining expression corresponds to a tensor network of |V | nodes, but with all the edges in s sliced removed. In each network, the fixed value of indices corresponds to taking slices of any tensors with those indices. The total number of such sliced tensor networks is then d sliced = e∈s sliced w(e), each of which can be contracted independently, optionally using the same tree as the original network.
The advantage of doing this is twofold: (i) the contraction width and thus required memory of each sliced tensor network, W s , is generally reduced; and (ii) the sum over independent contractions is 'embarrassingly parallel' and so can be easily distributed. The disadvantage is that the contraction cost of each sliced tensor network generally increases beyond C/d sliced (due to redundantly repeated contractions) meaning the total sliced cost, C s , rises. Choosing which indices to slice is thus a balancing act between reducing the memory footprint without increasing the cost too much.
We employ a method similar to [41] to choose which indices to slice. Given a contraction tree B, it is simple to compute the new width and cost with any index removed using Eqs. (3) and (6) . We greedily choose single indices to slice based on this, repeating the process until the sliced contraction tree width reaches the desired target. Repeating this process a few times with a slight randomization to the cost score allows us to sample a moderate number of combinations for s sliced and choose whichever achieves target W s whilst minimizing C s . Crucially, we can slice trial contraction trees and report C s within the Bayesian optimization loop, thus explicitly targeting paths which slice well.
In Fig. 7 we demonstrate the effect of different levels of slicing for the deepest Sycamore-53 circuit (m=20), with either no fSim gate decomposition, or the approximate χ=2 gate decomposition for all layers (Sycamore-53*), which now shows an appreciable benefit. We allow the optimizer an hour to find paths with the lowest C s for a given target W s . If a path targeting a neighbouring W s achieves a lower C s , this is shown instead, and the points connected by a line. One can see that the required memory can be brought down by a factor of ∼ 16, 000 whilst keeping the FLOPs increase < 10. Across this same range performing the swapped decomposition yields no benefit. Beyond that, the increase to C s becomes significant, with the swapped decomposition becoming advantageous for heavily sliced contractions. For reference, W S ∼ 27 is required to fit a contraction on a standard consumer GPU. Interestingly, the paths which achieve lowest overall C s when targeting a large W s (dark purple), are not good candidates for heavy slicing (yellow). Instead, the Bayesian optimizer targets a variety of different paths specific to each level of slicing. 25 FIG. 7 . Sliced contraction width vs. cost for computing a single amplitude of an m = 20 cycle random Sycamore circuit using the KaHyPar optimizer. The two sets of markers correspond to how the fSim gate is applied: either the tensor is not decomposed and left rank-4, or the two qubits are first swapped and then a decomposition is performed with only the two dominant singular values kept -Sycamore-53 and Sycamore-53* respectively. Points joined by a line are sliced from the same original contraction tree, with colour given by what contraction width was being targeted by the Bayesian optimization. Each optimizer targeting a particular Ws was allowed 1 hour to search.
Benchmarks
To demonstrate that the contraction paths and calculated costs translate well into real world performance, we here report actual times for contracting a single perfect fidelity amplitude on a single GPU for various circuits. All tensor network manipulations and contractions were performed using quimb [60] . For each run, we allow the path optimizer to search for 1 hour in the space of paths sliced to W s = 27. We then compile the resulting contraction using JAX [75] and run it on a NVIDIA Quadro P2000 which has 5GB of memory and theoretical single precision performance of 3.031 teraFLOPs. Both the path finding and compilation time are one-off costs per circuit and the times we report are only for performing the contraction. All the examples shown require some degree of slicing to fit onto the GPU, so we also show the sliced cost and how this compares to the best non-sliced cost. This slicing overhead is the increase in cost induced by squeezing the contraction into 5GB of memory. Finally we compare the achieved FLOP rate to theoretical maximum for the GPU.
The results are shown in Tab. I. For this specific task, and to the best of our knowledge, these generally represent stateof-the-art performance. For the rectangular and Bristlecone geometries, there is little inefficiency induced by slicing the contractions down to fit into memory. On the other hand, the performance extracted from the GPU via JAX is not great, likely due to the fact that the corresponding tensor networks have hyper-edges resulting in pairwise contractions that do not dispatch to matrix-matrix multiplication. For Sycamore-53, there are no hyper-edges and the realised FLOP rate is close to the theoretical limit of the GPU. On the other hand, there is much greater inefficiency induced by slicing the contractions down to W s = 27. For m = 20 this overhead is very significant, representing the far right point of Fig. 7 . From that same figure it can be seen that performing the swapped decomposition alleviates the slicing overhead, and indeed we find this to be the case with the Sycamore-53* benchmarks, though the introduction of hyperedges again lowers the FLOPs efficiency. From Fig. 7 it can also be seen that there are steady gains to be made by allowing a higher W s , either through simply more memory or moving to a distributed computing setting. In the latter case, sliced indices might instead be suggestive of how to partition the initial tensors.
V. SUMMARY AND CONCLUSION
We have introduced heuristic algorithms for the contraction of arbitrary tensor networks that show very good performance across a range of benchmarks. Through a stochastic hyperoptimization over the parameters of each of the algorithms, we obtain near-optimal contraction paths that yield exponential speedups over the state-of-the-art contraction algorithms. We find that the contractor based on hypergraph partitioning, in particular, often outperforms all other methods. We demonstrated how this translates to superior performance in the simulation of computing amplitudes on Google quantum chips. New algorithms can be straightforwardly added to the Bayesian tuning approach.
Due to the generality of tensor networks, our results can help advance applications in a variety of fields. The algorithms introduced here can be directly employed in the calibration of ever larger quantum chips, with techniques such as cross-entropy benchmarking. They can also be used to accelerate classical computational tasks related to machine learning and artificial intelligence in general, such as inference and model counting. Finally, incorporating controllable schemes for approximate contractions into the methodology introduced here is a promising domain of future research. TABLE I . Benchmark times and other information for computing a single amplitude of random circuits, in single precision. The time shown is for the contraction only, using a NVIDIA Quadro P2000 for which a target sliced contraction width Ws = 27 suffices for its 5GB of memory. Times with an asterisk are estimates extrapolated from computing the first 100 of d sliced contractions. The sliced cost, Cs, is always higher than the best cost without slicing, C best (shown in Figs. 6(d), (e) and (f)). As such, the 'slicing overhead' indicates the inefficiency induced by squeezing the contraction into 5GB. The FLOPs efficiency compares the theoretical single precision performance of the Quadro P2000, 3.031 teraFLOPs, with (8Cs/time).
